Abstract-Improvement in breakdown voltage (BV ds)
I. INTRODUCTION
High electron mobility transistors (HEMTs) consisting of InAlAs/InGaAs heterostructure, lattice matched to InP show promising characteristics due to its large conduction band discontinuity [1] and a large Γ-L valley separation [2] . However, some analog applications of HEMTs are still limited by the reduced breakdown voltage of these devices, which limits their power applications. In general, this problem is related to the properties of InAlAs/InGaAs material systems, in particular due to enhanced impact ionization effects in the narrow bandgap (0.73 eV) of In 0.53 Ga 0.47 As or tunneling due to low Schottky barrier height (0.66 eV) of In 0.52 Al 0.48 As [3] [4] [5] [6] [7] [8] [9] [10] . Thus, ever since its development, significant efforts have been made to improve the speed and breakdown voltage of the device.
The speed of the device can be improved by shortening the gate length (L g ), but shortening the L g below sub-micrometer range requires various complex lithographic techniques [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] . This state-of-art performance requires careful attention to the technological details of gate formation, layer design, and MBE growth by multilevel resist process using e-beam lithography forming various metal insulator geometries like T-gate, Γ-gate etc. These geometries are usually fabricated in such a way that the device performance is mainly affected by the lower part of the T-gate geometry as shown in Fig. 1 with negligible effect of upper part for enhanced performance.
High breakdown voltage (BV ds ) is amongst the primary requirements for achieving higher device reliability and the essence of achieving this in HEMT is to have an increasing depletion width at the surface of the channel from the drain to the Schottky gate. This increase in depletion depth can be accounted in terms of additional charges trapped at the surface of the channel, resulting in a lower electric field peak at the drain-sideedge of the gate and hence, higher BV ds . By considering the finite effect of upper gate electrode as shown in Fig.1 on the device characteristics as in Field Plates (FP) between gate-drain spacing (Γ-gate) (which is usually ignored in T-gate geometries with passivation layer), increase in BV ds [23] [24] [25] [26] [27] [28] [29] [30] can be seen owing to increase in depletion depth as a combined effect of both the upper gate electrode and the lower gate in T-gate geometry. Inclusion of FP modulates the electric field profile in such a way that three peaks are obtained in various Γ-gate instead of two peaks as in normal gate device due to the effect of different region of gate in Γ-gate geometry as shown in Fig. 1 with lower electric field peak in the region near the drain end. But this additional depletion region formed at the surface of the channel due to trapped charges leads to increase in gate-drain capacitance and channel resistance thereby reducing the gain/cut-off frequency (f T ) of the device. Thus, to have desired characteristics without the emergence of these anomalies, the effect of upper part of the gate should be negligible [23] [24] [25] [26] [27] [28] [29] [30] , thereby showing a trade-off between the emergence of gate-drain capacitance and channel resistance and the increased breakdown voltage. Device optimization is thus required to tailor the field profile to improve the BV ds and f T of the device. The important parameters affecting BV ds and f T of the device are the length, thickness, position and shape of metal-insulator geometry under the gate forming various metal-insulator gate geometries like T-gate, Γ-gate, Stepgate etc., with same lithographic length. All these parameter variations have been analyzed by performing analytical analysis supported by simulation work [31] . Generalized analytical models for HEMT [30, [32] [33] [34] have been used to obtain the analytical results for various metal-insulator geometries by considering different values of insulator thickness and permittivity in various regions of the device under consideration. Taking into account, the present lithographic scenario and controlled thermal reflow treatment [11] on multiresist process for fabrication, a gate geometry has been considered, which upon playing with the insulator thickness and dielectric constant of the material forming the gate-dielectric system can give an account of various metal-insulator geometries in which the effect of FP can be made possible either on source side (SFP), or drain side (DFP) or on both source and drain end (BFP). Since, the electric field suppression at the drain end is the prime requirement for increased BV ds , the electric field suppression using SFP is not desirable and hence only those geometries having DFP and BFP have been given extensive consideration in this work. Analytical analysis have been performed for DFP and BFP devices and characteristics like drain current (I d ), transconductance (g m ), total trans-capacitance (C T ), f T and maximum frequency of oscillations (f max ) have been obtained to predict enhanced speed and reliability of the device in metal-insulator geometric HEMT in comparison to conventional HEMT structure.
II. THEORETICAL CONSIDERATIONS
The basic HEMT structure used in the analysis as Conventional Normal Gate Geometry N-gate Drain Side Field Plates Γ-gate (T1, T2, T3)
Step Γ-gate (T1)
Step Γ-gate (T2) Both Source and Drain Side Field Plates shown in Fig. 1 between gate and the semiconductor, where z = 1, 2 and 3 corresponding to region 1, 2 and 3 respectively. The comprehensive effect of the variation in the length, thickness and position of the insulator between the upper part of the gate electrode and the semiconductor giving rise to various innovative structures, have been studied and are shown in Fig. 1 .
Generalized analytical model for HEMT [30, [32] [33] [34] has been used to obtain the analytical results. The expression of drain current in different region for different metal-insulator gate geometric HEMT is given by .
The gate to source capacitance and gate to drain capacitance obtained from the model can be represented as series and parallel combination of insulator capacitance (C I1 , C I2 and C I3 ) and depletion capacitances (C R1 , C R2 and C R3 ) in various regions as shown in Fig. 2 to obtain the resultant capacitance for various metalinsulator geometries under consideration. Using the drain current model evaluated in the above section, gatesource capacitance and gate-drain capacitance is calculated in various regions and is given by [30, [32] [33] [34] and   3  5  3  3  2  2  4 2 2 1 4
III. DEVICE REALIZATION AND CHARACTERIZATION
Various proposed structures have been created by dividing the region between the gate and the high band gap semiconductor (InAlAs) into six different regions, rectangular in shape of dimensions L g /3 × t I where L g is the gate length of the normal gate device and t I is the thickness of the insulator. These regions are considered to be either metallic or insulating in nature to obtain the desired metal-insulator geometries as shown in Fig. 1 . The results obtained for g m, C T , f T , f max and f max /f T obtained at maximum value of g m are tabulated in Table- 1 & 2. The conventional gate (N-gate) device is considered to be of 300 nm gate length and other shorter gate length devices used for improving speed are treated as combination of different metal-insulator geometries with passivation layer of SiO 2 for improving various reliability concerns of the device. Furthermore, to minimize the effect of parasitic resistance, analytical and simulation analysis have been performed by considering the source and drain electrode to be vertical in geometry. Various models included in simulation are the CONMOB, FLDMOB and QUANTUM model. The simulated (symbols) [31] and analytical results (solid lines) are compared with each other in this effort and are found to be in good agreement thereby proving the validity of the proposed analytical model.
Drain side Field Plates (DFP)
Analysis of FP on drain side for different lengths, thicknesses and shapes of metal-insulator gate geometries have been performed by considering nine different gate geometries listed in Table- the three regions comprising the channel to reach their threshold values and also causes the EF at the drain end to be larger in magnitude as compared to that obtained at the source end. The results obtained for g m , C T , f T , f max and f max /f T ratio at V ds = 0.1 V and V gs corresponding to maximum value of g m have been tabulated in Table 1 There are three distinct peaks seen in g m variation with V gs for the concerned devices of L g = 300 nm, 200 nm and 100 nm respectively. However, the variation of t I has negligible effect on g m , but it could lead to reduction in C T as shown in Fig. 4(a) , thereby increasing f T of the device. The results obtained from Fig. 4(a & b) , tabulated in Table 1 (a) show that C T decreases in N-gate (T1) followed by Γ-gate (T1), Γ-gate (T2), N-gate (T2: D), Γ-gate (T3), SΓ-gate (T1), SΓ-gate (T2), Γ-gate (T4) and N-gate (T3: D) and same is the order for the increase in f T and f max for different devices under consideration. The variation in C T can be explained from the circuit shown in Fig. 2 . For normal gate structures there is nothing between the upper gate electrode and the semiconductor, as a result, there is only a parallel combination of depletion capacitances in the device. But for the other devices, there is a region having an insulator between the upper gate electrode and the semiconductor. This lowers the effect of V gs on depletion of carriers thus decreasing the depletion capacitance (C R ) in that region. The series combination of C R with insulator capacitance (C I ) results in the further lowering of the gate capacitance in that region. The parallel combination of this gate capacitance with other regions lowers the overall capacitance (C T ) of the device. Increasing L fp leads to enhancement in C R in two regions in place of one that further reduces the C T of the device. Increase in t I decreases the C R as well as C I thus reduces the C T of the device. The variation in characteristics of SΓ-gate with variation in position of insulator layer is due to the increase of depletion width as an effect of V ds underneath the FP. It is found from the analysis that with the increase in V ds and t I, the enhancement in the device saturates due to saturation in insulator capacitance (C I ∝ 1/t I ). With increase in V ds , the device performance saturation is achieved at smaller values of t I due to lower C T value obtained at higher V ds . Results also show that device with L g = 100 nm and L fp = 200 nm has larger impact of FP in reducing the C T than the devices with L g = 200 nm and L fp = 100 nm.
From Table 1 (a), it is quite clear that although N-gate has maximum enhancement in f T and f max in comparison to metal-insulator geometries but these geometries have higher enhancement in f max /f T ratio desired for analog applications. Furthermore, to improve the reliability issue, the effect of upper gate electrode should be finite as can be seen from Fig. 5 . Fig. 5 shows four different peaks in the electric field profile in the channel viz. E p1 (source side of gate edge), E p2 (100 nm from E p1 ), E p3 (100 nm from E p2 ) and E p4 (100 nm from E p3 ). The value of electric field obtained at these peaks is tabulated in Table 1 . This suggests that increase in t I decreases the peak at the gate edge near drain side but raises the peak in the middle, whereas, increase in L fp suppresses both these peaks.
The formation of peaks in the electric field profile and variation in these peaks can be explained by dividing the whole channel into various regions as shown in Fig. 1 . For N-gate (T1) device, in all the three regions, metal is in direct contact with semiconductor and have almost same V th . So there are only abrupt variations in the channel at the edges of gate electrode leading to formation of two peaks E p1 and E p4 . For Γ-gate (T1) device, region-1 & 2 have metal is in direct contact with semiconductor, whereas, the region-3 have insulator in between metal and semiconductor. So, region-1 & 2 have same V th , almost equivalent to the V th of the overall device, whereas, the region-2 have higher V th leading to higher value of minimum channel potential [V c (min)] and lower value of electric field in that region. Furthermore, equilibrium between these regions has been established and due to variation in V th in these regions, minimum channel potential in first two regions has also been raised thereby minimizing electric field at the gate edge of source end. Moreover, the abrupt variation between region-2 & 3 leads to formation of peak E p2 in the channel. For Γ-gate (T2) device, t I have been increased resulting in higher V th in that region compared to Γ-gate (T1) device leading to gradual variation at the gate edge on drain side thereby reducing the value of E p4 . However, due to greater abruptness between the region-2 & 3, this effect also leads to increase in value of E p3 . But the E p3 is still lesser than the E p4 so increase in insulator thickness enhances the performance of Γ-gate HEMT device. It is found from the analysis that the value of E p4 and E p3 are strongly dependent on the V ds and t I . The effect of increase in t I increases the E p3 and decreases the E p4 whereas the effect of increase in V ds increases the E p4 and decreases the E p3. So the device design required for higher BV ds should have higher value of E p4 in comparison to E p3 . However, at lower V ds a situation may arise where E p3 can become greater than E p4 and in that case SΓ-gate can be used to further optimize the device. In some cases while optimizing, both E p3 and E p4 are found to be lesser than E p1 thereby raising the requirement for source side electric field profile optimization. Increasing the t I can even eliminate the E p4 completely and can even raises the E P3 to E p4 in N-gate (T2) device. Under such circumstances, maximum value of f T is obtained from Ngate (T2) device. In Γ-gate (T3) device, metal is in direct contact with semiconductor in region-1, whereas, region-2 & 3 have insulator between metal and semiconductor, thus raising the potential in region-2 & 3 thereby lowering the value of E p4 as compared to what is obtained in N-gate (T1) device. This is attributed to the larger length of region having higher V th in comparison to region having lower V th . The equilibrium has to be established between these regions which reduces both the value of E p4 and E p2 in comparison with the values obtained forΓ-gate (T1) device. Similarly, the effect of increase in t I and L fp can be seen in Γ-gate (T4) device.
In SΓ-gate (T1) device, metal is in direct contact with semiconductor in region-1 and in region-2 & 3 there is an insulator in between metal and the semiconductor, and t I in region-2 is of double the thickness in region-3. As there is larger abruptness between region-1 & 2, so, E p2 is larger than that for Γ-gate (T3). The abruptness between the regions B & C can also lead to peak in electric field profile (E p3 ), but at particular V gs , V ds and t I this peak can even vanish in this device. This abruptness in region-2 and 3 also reduces the value of E p4 in comparison to Γ-gate (T3). Although E p4 in this case is larger in comparison to Γ-gate (T4), but E p2 has reduced much more in comparison to Γ-gate (T4) that make this geometry useful at lower drain voltage when the value of middle peaks become greater than the peak at drain end. This happens due to the use of higher value of t I in the design for higher BV ds . SΓ-gate (T2) device have increase in t I from source to drain reducing abruptness at the edge of region-1 & 2 and 2 & 3, thus reducing both the peaks E p2 and E p3 .
Both Drain and Source Side Field Plates (BFP)
Analysis of FP on both drain and source side for length, thickness and shape of metal-insulator gate geometries have been performed by considering six different gate geometries listed in Table 2 , having lithographic length of 300 nm but leading to FP of length 100 nm on both source and drain side. The variation of g m and I d , f T and C T with V gs are shown in Fig. 6, 7 (a) and 7(b) respectively for L g =100 nm and 300 nm devices for these six different metal-insulator geometric HEMT devices. Fig. 8 shows the electric field profile of all these devices at V gs = -3.0 V and V ds = 5.0 V. The results obtained for g m , C T , f T , f max and f max /f T ratio at V ds = 0.1 V and V gs corresponding to maximum value of g m have been tabulated in Table 2 (a). The results obtained from the table demonstrate that g m increases in N-gate (T1) followed by increase in T-gate (T1), IST-gate, ST-gate, Tgate (T2) and N-gate (T3: C). However, C T decreases in N-gate (T1) followed by decrease in T-gate (T1), ISTgate, ST-gate, T-gate (T2) and N-gate (T3: C) and same is the order of increase in f T and f max . Comparing the results in Table 1 (a) & 2(a), it is found that BFP offers larger enhancements in device characteristics in comparison to DFP due to decrease in depletion width at the source end even in the absence of V ds . Furthermore, Table- 2(a), it is found that increase of the t I at drain end is more beneficial than increase of the t I at source end in suppressing the electric field and this fact is reemphasized by Fig. 8 and Table- has larger effect in increasing both g m and f T than device with different t I on both source and drain side. In that case also, by considering the finite effect of upper gate electrode on both source and drain side, the f max /f T ratio enhances and f T and f max decreases.
IV. CONCLUSIONS
Intensive simulation work with analytical analysis has been carried out to study the effect of variations in length, thickness and position of the insulator under the gate for various metal-insulator gate geometries like T-gate, Γ-gate, Step-gate etc., to anticipate superior device performance in conventional HEMT structure with same lithographic length. Analysis has been performed for DFP and for BFP. Analytical results are compared with simulated results and are found to be in good agreement with each other, thus proving the validity of the analytical model. Variation of t I has negligible effect on g m , but it could lead to reduction on C T , thereby increasing the f T of the device. C T decreases in N-gate decreases the peak at the gate edge near drain side but raises the peak in the middle and can be even suppressed using Step-gate geometries. BFP offers larger enhancements in device characteristics in comparison to DFP. Furthermore, BFP suppress the field at both drain and source end, whereas, DFP suppress the field only at the drain end. However f T and f max decreases by considering the finite effect of upper gate electrode on both source and drain side but it enhances the f max /f T ratio which is desired for analog applications. 
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